



PATENT
Serial No: 10/690,634
Docket No: 02207-560202

Co/C

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Inventors : Merchant et al.
Serial No. : 10/690,634
Filed : October 23, 2003
Patent No. : 7,089,409 B2 - Issued August 8, 2006
For : INTERFACE TO A MEMORY SYSTEM FOR A PROCESSOR
HAVING A REPLY SYSTEM

Certificate
DEC 14 2006
of Correction

REQUEST FOR CERTIFICATE OF CORRECTION
PURSUANT TO 37 C.F.R. § 1.322

Mail Stop – Certificate of Correction Branch

Commissioner for Patents
P.O. Box 1450
Alexandria, Virginia 22313-1450

Sir:

Applicants hereby request that the enclosed certificate of correction be issued for the above Patent under authority of 35 USC § 254.

The change represents an error which occurred during printing of the Patent and was not the fault of the applicants. Therefore, no fee is required.

Respectfully submitted,

Dated: December 11, 2006

Shawn W. O' Dowd
Registration No. 34,687

KENYON & KENYON LLP
1500 K Street, N.W., Suite 700
Washington, DC 20005
Tel: (202) 220-4200
Fax: (202) 220-4201

DEC 15 2006

UNITED STATES PATENT AND TRADEMARK OFFICE

CERTIFICATE OF CORRECTION

PATENT NO. : 7,089,409 B2 Page 1 of 1
DATED : August 8, 2006
INVENTOR(S) : Merchant et al.

It is certified that errors appear in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

<u>Column</u>	<u>Line</u>
16	23-24 Delete "memory execution unit".

MAILING ADDRESS OF SENDER:

Patent No.: 7,089,409 B2

Shawn W. O'Dowd
KENYON & KENYON LLP
1500 K Street, N.W., Suite 700
Washington, DC 20005

DEC 15 2006